Part Number Hot Search : 
2SC5081 022284 AK4387 HK160 ED604CT P4KE6 2N540 8F021APH
Product Description
Full Text Search
 

To Download LC3564CT-55U Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Ordering number : ENN6635A
CMOS IC
LC3564CM, 3564CT-55U/70U
64K (8192-word x 8-bit) SRAM with OE, CE1, and CE2 Control Pins
Overview
The LC3564CM and LC3564CT-55U/70U are 8192-word x 8-bit asynchronous silicon gate CMOS SRAMs. These are full CMOS type SRAMs that adopt a six-transistor memory cell and feature fast access times, low operating power dissipation, and an ultralow standby current. These SRAMs provide three control signal inputs: an OE input for high-speed memory access, and two chip enable lines, CE1 and CE2, for low power mode and device selection. These means that these SRAMs area ideal for systems that require low power and battery backup, and that they support easy memory expansion. The ultralow standby current that is a feature of these SRAMs allows them to be used with capacitor backup as well. Since these SRAMs support 3-V operation, they are also appropriate for use in portable battery operated systems.
Features
* Supply voltage range: 2.7 to 5.5 V -- In 5-V operation mode: 5.0 V 10% -- In 3-V operation mode: 3.0 V 10% * Address access time (tAA) -- In 5-V operation mode: LC3564CM, and CT-55U: 55 ns (max) LC3564CM, and CT-70U: 70 ns (max) -- In 3-V operation mode: LC3564CM, and CT-70U: 200 ns (max)
* Ultralow standby current -- In 5-V operation mode: 1.0 A (Ta 70C), 3.0 A (Ta 85C) -- In 3-V operation mode: 0.8 A (Ta 70C), 2.5 A (Ta 85C) * Operating temperature range -- In 5-V operation mode: -40 to 85C -- In 3-V operation mode: -40 to 85C * Data retention supply voltage: 2.0 to 5.5 V * All input and output levels: -- In 5-V operation mode: TTL compatible levels -- In 3-V operation mode: VCC -0.2 V/0.2 V * Three control inputs: OE, CE1, and CE2 * Shared input and output pins, three-state outputs * No clock required * Packages 28-pin SOP (450 mil) plastic package: LC3564CM 28-pin TSOP (8 x 13.4 mm) plastic package: LC3564CT
Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications. SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
80502RM (OT) No. 6635-1/11
LC3564CM, CT-55U/70U
Package Dimensions
unit: mm 3187B-DIP28D
[LC3564CM]
18.0
21
unit: mm 3221-TSOP28A
[LC3564CT]
8
28
15
11.8
11.8
8.4
1
1.27 (0.75) 0.4
14
0.15 (2.2)
1.0
0.2
(0.43)
0.125
2.5max
1.2max
0.1
SANYO: DIP28D
0.05
(1.0)
8.0
SANYO: TSOP28A
Pin Assignments
SOP28
NC 1 A12 2 A7 3 A6 4 A5 5 A4 6 A3 7 A2 8 A1 9 A0 10 I/O1 11 I/O2 12 I/O3 13 GND 14 28 VCC 27 WE 26 CE2 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE1 19 I/O8 18 I/O7 17 I/O6 16 I/O5 15 I/O4 OE A11 A9 A8 CE2 WE VCC NC A12 A7 A6 A5 A4 A3 22 23 24 25 26 27 28 1 2 3 4 5 6 7
TSOP28
21 20 19 18 17 16 15 14 13 12 11 10 9 8 A10 CE1 I/O8 I/O7 I/O6 I/O5 I/O4 GND I/O3 I/O2 I/O1 A0 A1 A2
Top view
A13511
Top view
A13510
0.5
22
281 0.55 7
13.4
No. 6635-2/11
LC3564CM, CT-55U/70U Block Diagram
Address buffer
Pow decoder
A0 to A12
Memory cell array
VCC GND
I/O1 to I/O8
Output buffer
Data control circuit
Input data buffer
CE1 CE2 WE OE
Control circuit
A13512
Pin Functions
A0 to A12 WE OE CE1, CE2 I/O1 to I/O8 VCC, GND Address inputs Read/write control input Output enable input Chip enable inputs Data I/O Power supply and ground
Function Table
Mode Read cycle Write cycle Output disable Not selected X : H or L CE1 L L L H X CE2 H H H X L OE L X H X X WE H L H X X I/O Data output Data input High impedance High impedance High impedance Supply current ICCA ICCA ICCA ICCS ICCS
No. 6635-3/11
LC3564CM, CT-55U/70U
Specifications
Absolute Maximum Ratings at Ta = 25C
Parameter Maximum supply voltage Input voltage I/O voltage Operating temperature Storage temperature Note: For pulse widths less than 30 ns: -3.0 V Symbol VCC max VIN VI/O Topr Tstg Conditions Ratings 7.0 -0.3* to VCC + 0.3 -0.3 to VCC + 0.3 -40 to +85 -55 to +125 Unit V V V C C
Input and Output Capacitances at Ta = 25C, f = 1 MHz
Parameter I/O pin capacitance Input pin capacitance Symbol CI/O CIN VI/O = 0 V VIN = 0 V Conditions Ratings min typ 6 6 max 10 10 Unit pF pF
Note: These parameters are sampled, and are not measured for every unit.
[5-V Operation] DC Allowable Operating Ranges at Ta = -40 to +85C, VCC = 4.5 to 5.5 V
Parameter Supply voltage Input voltage Note: For pulse widths less than 30 ns: -3.0 V Symbol VCC VIH VIL Conditions Ratings min 4.5 2.2 -0.3* typ 5.0 max 5.5 VCC + 0.3 +0.8 Unit V V V
DC Electrical Characteristics at Ta = -40 to +85C, VCC = 4.5 to 5.5 V
Parameter Input leakage current I/O leakage current Output high-level voltage Output low-level voltage Symbol ILI ILO VOH VOL ICCA1 VCC - 0.2 V/0.2 V inputs ICCA4 Operating supply current ICCA2 TTL inputs ICCA3 VIN = 0 to VCC VCE1 = VIH or VCE2 = VIL or VOE = VIH or VWE = VIL, VI/O = 0 to VCC IOH = -1.0 mA IOL = 2.0 mA VCE1 0.2 V, VCE2 VCC - 0.2 V, II/O = 0 mA, VIN 0.2 V or VIN VCC - 0.2 V Ta 70C Ta 85C 0.01 Conditions Ratings min -1.0 -1.0 2.4 0.4 1.0 3.0 45 35 4 7 45 40 7 Ta 70C Ta 85C 0.01 1.0 3.0 2.0 mA A mA mA mA typ * max +1.0 +1.0 Unit A A V V A
VCE1 0.2 V, min LC3564CM, CT-55U VCE2 VCC - 0.2 V, cycle LC3564CM, CT-70U II/O = 0 mA, DUTY = 100% 1 s cycle VCE1 = VIL, VCE2 = VIH, II/O = 0 mA, VIN = VIH or VIL VCE1 = VIL, VCE2 = VIH, II/O = 0 mA, DUTY = 100% VCE2 0.2 V or VCE1 VCC - 0.2 V VCE2 VCC - 0.2 V min LC3564CM, CT-55U cycle LC3564CM, CT-70U 1 s cycle
Standby mode supply current
VCC - 0.2 V/0.2 V inputs TTL inputs
ICCS1 ICC2
VCE2 = VIL or VCE1 = VIH, VIN = 0 to VCC
Note *: Reference values at VCC = 5 V, Ta = 25C
No. 6635-4/11
LC3564CM, CT-55U/70U AC Electrical Characteristics at Ta = -40 to +85C, VCC = 4.5 to 5.5 V
Parameter [AC Test Conditions] Input pulse voltage Input rise and fall times Input and output timing level Output load VIH = 2.4 V, VIL = 0.6 V 5 ns 1.5 V LC3564CM and CT-55U/70U: 30 pF + 1 TTL gate (Including the jig capacitance.) Conditions
Read Cycle
LC3564CM, CT Parameter Symbol min Read cycle time Address access time CE1 access time CE2 access time OE access time Output hold time CE1 output enable time CE2 output enable time OE output enable time CE1 output disable time CE2 output disable time OE output disable time tRC tAA tCA1 tCA2 tOA tOH tCOE1 tCOE2 tOOE tCOD1 tCOD2 tOOD 10 5 5 5 20 20 20 55 55 55 55 30 10 10 10 5 30 30 25 -55U max min 70 70 70 70 35 -70U max ns ns ns ns ns ns ns ns ns ns ns ns Unit
Write Cycle
LC3564CM, CT Parameter Symbol min Write cycle time Address setup time Write pulse width CE1 setup time CE2 setup time Write recovery time CE1 write recovery time CE2 write recovery time Data setup time Data hold time CE1 data hold time CE2 data hold time WE output enable time WE output disable time tWC tAS tWP tCW1 tCW2 tWR tWR1 tWR2 tDS tDH tDH1 tDH2 tWOE tWOD 55 0 40 50 50 0 0 0 25 0 0 0 5 30 -55U max min 70 0 50 60 60 0 0 0 35 0 0 0 5 30 -70U max ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit
No. 6635-5/11
LC3564CM, CT-55U/70U [3-V Operation] DC Allowable Operating Ranges at Ta = -40 to +85C, VCC = 2.7 to 3.3 V
Parameter Supply voltage Input voltage Symbol VCC VIH VIL Conditions Ratings min 2.7 VCC - 0.2 0 typ 3.0 max 3.3 VCC 0.2 Unit V V V
DC Electrical Characteristics at Ta = -40 to +85C, VCC = 2.7 to 3.3 V
Parameter Input leakage current I/O leakage current Output high-level voltage Output low-level voltage Symbol ILI ILO VOH VOL ICCA1 Operation supply current VCC - 0.2 V/0.2 V inputs ICCA4 VIN = 0 to VCC VCE1 = VIH or VCE2 = VIL or VOE = VIH or VWE = VIL, VI/O = 0 to VCC IOH = -0.5 mA IOL = 1.0 mA VCE1 VIL, VCE2 VIH, II/O = 0 mA, VIN VIL or VIN VIH VCE1 VIL, VCE2 VIH, II/O = 0 mA, DUTY = 100% VCE2 0.2 V or VCE1 VIH VCE2 VIH min cycle Ta 70C Ta 85C LC3564CM, CT-70U 3 Ta 70C Ta 85C 0.01 0.8 A 2.5 0.01 Conditions Ratings min -1.0 -1.0 VCC - 0.2 0.2 0.8 A 2.5 20 mA mA typ * max +1.0 +1.0 Unit A A V V
1 s cycle
Standby mode supply current
VCC - 0.2 V/0.2 V inputs
ICCS1
Note *: Reference values at VCC = 3 V, Ta = 25C
No. 6635-6/11
LC3564CM, CT-55U/70U AC Electrical Characteristics at Ta = -40 to +85C, VCC = 2.7 to 3.3 V
Parameter [AC Test Conditions] Input pulse voltage Input rise and fall times Input and output timing level Output load VIH = VCC - 0.2 V, VIL = 0.2 V 10 ns 1.5 V LC3564CM, CT-70U : 30pF (Including the jig capacitance.) Conditions
Read Cycle
LC3564CM, CT-70U Parameter Symbol min Read cycle time Address access time CE1 access time CE2 access time OE access time Output hold time CE1 output enable time CE2 output enable time OE output enable time CE1 output disable time CE2 output disable time OE output disable time tRC tAA tCA1 tCA2 tOA tOH tCOE1 tCOE2 tOOE tCOD1 tCOD2 tOOD 20 20 20 10 60 60 50 200 200 200 200 100 -10 max ns ns ns ns ns ns ns ns ns ns ns ns Unit
Write Cycle
LC3564CM, CT-70U Parameter Symbol min Write cycle time Address setup time Write pulse width CE1 setup time CE2 setup time Write recovery time CE1 write recovery time CE2 write recovery time Data setup time Data hold time CE1 data hold time CE2 data hold time WE output enable time WE output disable time tWC tAS tWP tCW1 tCW2 tWR tWR1 tWR2 tDS tDH tDH1 tDH2 tWOE tWOD 60 200 0 140 150 0 0 0 130 0 0 0 10 -70 max ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit
No. 6635-7/11
LC3564CM, CT-55U/70U Timing Charts Read Cycle *1
tRC A0 to A12 tAA CE2 tOH
tCA2 tCOD2 tCA1
CE1 tCOD1 tOA OE tOOE tCOE1 tCOE2 *5 DOUT1 to 8 tOOD
OUTPUT DATA VALID
INVALID DATA
H or L
A13513
Write Cycle (1): WE Write *6
tWC A0 to A12 tAS tWP *3 WE tWR tOH
CE2 tCW2 *4 tCW1 *4 CE1 tWOD *5 DOUT1 to 8 tDS DIN1 to 8 *2 tDH *2 tWOE *7
DATA IN STABLE
INVALID DATA
H or L
A13514
No. 6635-8/11
LC3564CM, CT-55U/70U Write Cycle (2): CE1 Write *6
tWC A0 to A12 tAS tWP *3 WE tWR1
CE2 tCW2 *4 tCW1 *4 CE1 tCOE1 *5 DOUT1 to 8 tDS DIN1 to 8 tDH1 tWOD
DATA IN STABLE
INVALID DATA
H or L
A13515
Write Cycle (3): CE2 Write *6
tWC A0 to A12 tAS tWP *3 WE tWR2
CE2 tCW2 *4 tCW1 *4 CE1 tCOE2 *5 DOUT1 to 8 tDS DIN1 to 8 tDH2 tWOD
DATA IN STABLE
INVALID DATA
H or L
A13516
Notes: 1. Hold WE high during the read cycle. 2. Applications must not apply reverse phase signals to the DOUT pins when those pins are in the output state. 3. The time tWP is the period when CE1 and WE are low and CE2 is high, and is defined as the time from the fall of WE until either CE1 or WE rises, or CE2 falls, whichever occurs first. 4. The times tCW1 and tCW2 are periods when CE1 and WE are low and CE2 is high. They are defined as the times from the fall of CE1 or the rise of CE2 to the rise of CE1 and WE, or the fall of CE2, whichever occurs first. 5. The DOUT pins will be in the high-impedance state if either OE is high, CE1 is high, CE2 is low, or WE is low. 6. OE must be held either at VIH or VIL during the write cycle. 7. The DOUT pins have the same phase as the write cycle write data.
No. 6635-9/11
LC3564CM, CT-55U/70U Data Retention Characteristics at Ta = -40 to +85C
Parameter Symbol VDR Conditions VCE2 0.2 V or VCE1 VCC - 0.2 V, VCE2 VCC - 0.2 V VCC = 3V, VCE2 0.2 V, or VCE1 VCC - 0.2 V, VCE2 VCC - 0.2 V Ta 70C Ta 85C 0 tRC* Ratings min 2.0 typ max 5.5 0.8 A 2.5 ns ns Unit A
Data retention supply voltage
Data retention supply current Chip enable setup time Chip enable hold time Note *: tRC is the read cycle time.
ICCDR tCDR tR
Data Retention Waveforms (1): CE1 Control
tCDR VCC VCCL * VIH VDR VCE1 GND VCE1 VCC-0.2V
A13517
Data Retention Waveforms (2): CE2 Control
tR VCC VCCL * VCE2 VDR VIL GND Data retention mode
Data retention mode
tCDR
tR
VCE2 0.2V
A13518
Note *:In 5-V operation: 4.5 V In 3-V operation: 2.7 V
Notes on Circuit Design When actually design a circuit using these devices, take the following points into consideration and design the circuit so that none of the maximum rating items are ever exceeded. * Variations in the supply voltage * Variations in the electrical characteristics of components such as semiconductor devices, resistors, and capacitors. * Ambient temperature * Variations in input and clock signals * Possible application of abnormal pulses Also, these devices must be operated within the ranges stipulated in the allowable operating ranges. If CMOS IC input pins are left open, intermediate potential input voltages may occur leading to incorrect operation due to through currents or other phenomenon. Applications must handle unused input pins appropriately.
No. 6635-10/11
LC3564CM, CT-55U/70U
Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
This catalog provides information as of August, 2002. Specifications and information herein are subject to change without notice. PS No. 6635-11/11


▲Up To Search▲   

 
Price & Availability of LC3564CT-55U

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X